to develop optimization strategies to reduce the computational complexity of deep networks at the cost of insignificant accuracy loss so that the state-of-the-art high accuracy networks can easily be ported to resource constrained devices, and to increase computational capabilities of the edge processing devices by developing FPGA based hardware accelerators/platform for porting of optimised computer vision algorithms.