ISTI LOGO
Towards a new dawn
×

img Acces sibility Controls

Research Projects Banner

Research Projects

Design of PLL with VCO, 40MHz -1000MHz, Ultra low phase noise -110dBc/Hz, very low RMS jitter<180fs

Implementing Organization

Semi Conductor Laboratory (SCL), Chandigarh
CO-Principal Investigator
HS Jatana
Semi Conductor Laboratory (SCL), Chandigarh
CO-Principal Investigator
Ashutosh Yadav
Semi Conductor Laboratory (SCL), Chandigarh

Project Overview

The aim is to design a PLL which could beused in various circuits as embedded blockand as standalone device.The PLL must generate clock rates in therange 40 –1000 MHz range with very low RMS jitter.

Related Research

View All
Funding Organization
Funding Organization
Department of Space (DoS)
Quick Information
Area of Research
Astronomy & Space Sciences
Focus Area
VLSI Design
Status
Ongoing
Output
No. of Research Paper
00
Technologies (If Any)
00
No. of PhD Produced
N/A
Startup (If Any)
00
No. of Patents
Filed :00
Grant :00
arrowtop