Development of carrier selective tunneling rear contact on n-type and p-type silicon wafers for ultra-low surface recombination velocity and their
implementation for lab scale (3”*3”) high efficiency (>20%) solar cells
Implementing Organization
Indian Institute of Engineering Science and Technology
Principal Investigator
Prof. Hiranmay Saha
Chair Professor and Coordinator
|
Indian Institute of Engineering Science and Technology
Disclaimer:
Information available on this portal is sourced from various organizations and is provided for informational purposes only. Users are advised to verify details from the respective official sources.
Please enter your details
Please provide your name and email to continue. Your details are saved in this browser for future use.
Latest Updates
Loading…
⚠️
You are leaving this website
You are about to be redirected to an external website that is not operated by
India Science, Technology & Innovation (ISTI) Portal.