×

img Acces sibility Controls

Research Projects Banner

Research Projects

Cost effective integration of 20-4OV n/p LDMOS devices in SCL's 0.18mm CMOS process

Funding Organization
Funding Organization
Department of Science and Technology (DST)
Quick Information
Area of Research
Physical Sciences
Focus Area
Integration of 20-4OV n/p LDMOS devices
Start Year
2016
End Year
2019
Sanction Amount
₹ 1.28 Cr
Status
Completed
Output
No. of Research Paper
00
Technologies (If Any)
00
No. of PhD Produced
N/A
Startup (If Any)
00
No. of Patents
Filed :00
Grant :00
arrowtop