×

img Acces sibility Controls

Research Projects Banner

Research Projects

Integration of variable frequency clock & gated clock tree to mitigate power supply noise in multi-core Cpu

Funding Organization
Funding Organization
Department of Science and Technology (DST)
Quick Information
Area of Research
Engineering Sciences
Focus Area
Computer Architecture
Start Year
2019
Sanction Amount
₹ 38.88 L
Status
Ongoing
Output
No. of Research Paper
00
Technologies (If Any)
00
No. of PhD Produced
N/A
Startup (If Any)
00
No. of Patents
Filed :00
Grant :00
arrowtop