Development of Signal
Processing Chip for
GNSS Anti-jamming
functionality
Implementing Organization
Indian Institute of Technology Goa
Indian Institute of Technology (IIT), New Delhi
About
The aim of the project is to integerate 16 BIT ADC with 86Db SFDR (along with VGA and LDO) with RF interefernce mitigating module.This combined design will be back end design and will be fabricated under this project to deliver GNSS signal processing chip for GNSS Anti jamming functionality
Outcome / Output
The project being undertaken by ISRO in collaboration with academia is directly or indirectly beneficial to the society.
Indian Space Research Organisation Headquarters (ISRO HQ)
Quick Information
Thrust Areas
Astronomy & Space Sciences
Focus Area
Signal Processing
Status
Under Development
Disclaimer:
Information available on this portal is sourced from various organizations and is provided for informational purposes only. Users are advised to verify details from the respective official sources.
Please enter your details
Please provide your name and email to continue. Your details are saved in this browser for future use.
Latest Updates
Loading…
⚠️
You are leaving this website
You are about to be redirected to an external website that is not operated by
India Science, Technology & Innovation (ISTI) Portal.
Indian Institute of Technology Goa
Acces sibility Controls